Phase-change memory.

System managing defective flash-memory blocks.

Memory chip supporting ECC functionality.

Cache storing predicted branch target addresses.

Independent path between memory controller and memory.

Fourth-generation DDR memory.

Cache storing processor instructions.

Group of memory chips accessed together.

Fifth-generation DDR memory.

Cache storing processor data.