Hardware managing processor cache operations.

Registered dual inline memory module.

Hardware translating instructions into internal operations.

Memory storing cache-line identification information.

Load-reduced dual inline memory module.

Hardware retrieving instructions from memory.

Memory storing actual cache data.

Unbuffered dual inline memory module.

Processor hardware completing instructions in order.

Translation lookaside buffer for virtual-address translation.