Hardware enforcing memory-access permissions.

Second-generation DDR memory.

Hardware predicting branch outcomes.

Hardware locating virtual-memory page mappings.

Third-generation DDR memory.

Cache storing predicted branch target addresses.

Independent path between memory controller and memory.

Fourth-generation DDR memory.

Cache storing processor instructions.

Group of memory chips accessed together.