Hardware technique eliminating certain false data dependencies.

Internal processor register used by out-of-order execution.

Hardware storage containing processor registers.

Hardware holding instructions waiting for execution resources.

Hardware tracking out-of-order instructions until retirement.

Hardware queue holding fetched or decoded instructions.

Hardware retrieving instructions for processor execution.

Hardware converting machine instructions into internal operations.

Hardware predicting return addresses for function calls.

Cache storing predicted branch destination information.