Second-level processor cache.

Hardware controlling memory access permissions.

Fifth-generation low-power DDR.

Memory storing stencil information for rendering.

Larger shared processor cache.

Memory Protection Unit.

Enhanced LPDDR5 memory.

Buffer storing depth values for graphics rendering.

Additional cache level beyond L3.

Electrical path carrying memory addresses.