Cache storing vertex data.

TLB for instruction addresses.

Fifth-generation DDR memory.

Unified Memory Architecture.

Cache supporting graphics rendering operations.

TLB for data addresses.

Low-power DDR memory family.

Graphics memory physically dedicated to a GPU.

Cache memory integrated into a graphics processor.

Data structure translating virtual to physical addresses.