Signals controlling memory operations.

Paths carrying memory commands.

Electrical paths carrying memory addresses.

Electrical paths carrying memory data.

Timing signal used by memory.

Hardware providing signal termination for memory buses.

Hardware calibrating high-speed memory interfaces.

Physical-layer circuitry connecting a controller to memory.

Circuit driving memory signals.

Register buffering memory command or address signals.