x86 SIMD instruction extension for multimedia operations.

Register holding the address of the next instruction.

Event where requested data is absent from cache.

Enhanced SSE instruction-set extension.

Register holding the current instruction.

Hardware managing cache operations.

Older x86 multimedia instruction extension.

Register pointing to the current stack location.

Processor technique dividing instruction execution into stages.

Low-level instructions controlling processor hardware.