Mounting multiple semiconductor dies together.

Physical package containing DRAM chips.

Memory module without ECC functionality.

Minimum active time for a memory row.

High Bandwidth Memory.

Physical memory module containing DRAM chips.

Memory using buffering between controller and DRAM.

Timing interval used for memory commands.

Second-generation high-bandwidth memory.

Dual Inline Memory Module.