Keyword controlling visibility of classes or members.

Register pointing to the current stack position.

Intermediate CPU cache level.

Synchronization primitive controlling resource access.

Component deciding which task executes.

Reserving memory from the heap.

Larger shared CPU cache level.

Semaphore with two logical states.

Maximum time allocated to a scheduled task.

Component managing dynamic memory allocation.