Signal historically used to select a DRAM row.

Process that restores charge in DRAM cells.

Technique distributing accesses across multiple memory banks.

Memory configuration using eight memory channels.

Memory configuration using six channels.

Configuration using four memory channels.

Memory configuration using two parallel channels.

Data pathway between memory and a memory controller.

Logical group of memory modules or chips.

Group of DRAM chips accessed together as one unit.